Skip to main content

EE academics bring IEEE sponsored Electronic System on Chip Design Summer School to Royal Holloway

  • Date05 August 2022

HILRES'22 Summer School: Hardware in the Loop for Renewable systems with SoC platforms, brings together students, researchers and academics from UK, France, Canada, Holland and Romania to design from scratch a bare-metal SoPC based Hardware in the Loop platform to model, simulate and control a complete Photovoltaic system using various design methodologies on low-cost SoC platforms.

hil2

Royal Holloway, University of London has organized the first Summer School for young researchers, technically sponsored by ESoC Technical Committee of IES IEEE.

The event provided Master and PhD students, lecturer, researchers and engineers from academia and industry the opportunity to design/implement and hardware/software co-simulate a renewable energy system.
HILRES’22 aims to providing a three-day design from scratch experience of a bare-metal SoPC based Hardware in the Loop platform to model, simulate and control a complete Photovoltaic (PV) system using various design methodologies on low-cost SoC platforms.

HILRES'22 key activities:

Monday, 13th June 2022
  • Fundamentals of a photovoltaic system.
  • Controlling a photovoltaic system.
  • Matlab/Simulink modelling and simulation of a photovoltaic system.
Tuesday, 14th June 2022
  • SoC & Zynq Architecture (heterogeneous SoC, Processor System, FPGA, architecture and interfacing)
  • Designing with the Zynq (hardware design definition in Vivado using IP Integrator, custom IP, software development using Vitis and Petalinux).
  • Core to Core Communication (synchronous and asynchronous communications, interface definition and selection, internal communication between different processor cores).
  • SoC FPGA Hardware/software co-design of a photovoltaic system with PYNQ boards (Dual-core ARM Cortex-A9 processor, I/O, Timers, interrupts)
Wednesday, 15th June 2022
  • VHDL fundamentals
  • Co-simulation and FPGA in the Loop simulation of a MEPT controller.
  • FPGA-based for Ac drive applications
  • Hardware in the loop fundamentals
  • SoC FPGA Hardware/software co-design of a photovoltaic system with PYNQ boards (D/A and A/D converters, PWM), Power converters on-chip modelling.
Keynote speakers, lectures:
  • Prof Mickael Hilairet, University of Bourgogne Franche-Comté, FR, (PV system modelling and control)
  • Prof. Adam Taylor, Adiuvo Engineering and Training Ltd, UK (SoC design)
  • Prof. Tarek Ould-Bachir, Polytechnique Montréal, CA (Power converters on-chip modelling)
  • Dr Lahoucine Id-khajine, Cergy-Pontoise University, FR, (FPGA acceleration, Design tools)
  • Dr Alin Tisan, Royal Holloway University of London, UK (SoC, VHDL design)
Looking forward to participate in the next HILRES!
1 / 6


:
:
:

Explore Royal Holloway

Get help paying for your studies at Royal Holloway through a range of scholarships and bursaries.

There are lots of exciting ways to get involved at Royal Holloway. Discover new interests and enjoy existing ones

Heading to university is exciting. Finding the right place to live will get you off to a good start

Whether you need support with your health or practical advice on budgeting or finding part-time work, we can help

Discover more about our 21 departments and schools

Find out why Royal Holloway is in the top 25% of UK universities for research rated ‘world-leading’ or ‘internationally excellent’

Royal Holloway is a research intensive university and our academics collaborate across disciplines to achieve excellence.

Discover world-class research at Royal Holloway

Discover more about who we are today, and our vision for the future

Royal Holloway began as two pioneering colleges for the education of women in the 19th century, and their spirit lives on today

We’ve played a role in thousands of careers, some of them particularly remarkable

Find about our decision-making processes and the people who lead and manage Royal Holloway today